



# UNITED STATES PATENT AND TRADEMARK OFFICE

*Jrgn*  
UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
[www.uspto.gov](http://www.uspto.gov)

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/671,771	09/29/2003	S. J. Cheng	4667-0104P	1538
2292	7590	03/10/2005		EXAMINER
				ROMAN, ANGEL
			ART UNIT	PAPER NUMBER
			2812	

DATE MAILED: 03/10/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

<b>Office Action Summary</b>	Application No.	Applicant(s)
	10/671,771	CHENG ET AL.
	Examiner Angel Roman	Art Unit 2812

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --  
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

#### Status

1) Responsive to communication(s) filed on \_\_\_\_.  
 2a) This action is FINAL.                            2b) This action is non-final.  
 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

#### Disposition of Claims

4) Claim(s) 1-7 is/are pending in the application.  
 4a) Of the above claim(s) \_\_\_\_ is/are withdrawn from consideration.  
 5) Claim(s) \_\_\_\_ is/are allowed.  
 6) Claim(s) 1-7 is/are rejected.  
 7) Claim(s) \_\_\_\_ is/are objected to.  
 8) Claim(s) \_\_\_\_ are subject to restriction and/or election requirement.

#### Application Papers

9) The specification is objected to by the Examiner.  
 10) The drawing(s) filed on 29 September 2003 is/are: a) accepted or b) objected to by the Examiner.  
 Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
 Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).  
 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

#### Priority under 35 U.S.C. § 119

12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).  
 a) All    b) Some \* c) None of:  
 1. Certified copies of the priority documents have been received.  
 2. Certified copies of the priority documents have been received in Application No. \_\_\_\_.  
 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

#### Attachment(s)

1) Notice of References Cited (PTO-892)  
 2) Notice of Draftsperson's Patent Drawing Review (PTO-948)  
 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)  
 Paper No(s)/Mail Date 09/29/03.

4) Interview Summary (PTO-413)  
 Paper No(s)/Mail Date. \_\_\_\_.  
 5) Notice of Informal Patent Application (PTO-152)  
 6) Other: \_\_\_\_.

## **DETAILED ACTION**

### ***Information Disclosure Statement***

1. The examiner has considered the reference submitted in the information disclosure statement filed 09/29/03.

### ***Oath/Declaration***

2. The Declaration documents filed 09/29/03 are acceptable.

### ***Claim Rejections - 35 USC § 102***

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in a patent granted on an application for patent by another filed in the United States before the invention thereof by the applicant for patent, or on an international application by another who has fulfilled the requirements of paragraphs (1), (2), and (4) of section 371(c) of this title before the invention thereof by the applicant for patent.

The changes made to 35 U.S.C. 102(e) by the American Inventors Protection Act of 1999 (AIPA) and the Intellectual Property and High Technology Technical Amendments Act of 2002 do not apply when the reference is a U.S. patent resulting directly or indirectly from an international application filed before November 29, 2000. Therefore, the prior art date of the reference is determined under 35 U.S.C. 102(e) prior to the amendment by the AIPA (pre-AIPA 35 U.S.C. 102(e)).

4. Claims 1 and 3-7 are rejected under 35 U.S.C. 102(e) as being anticipated by Takiar et al. U.S. Patent 6,521,970 B1.

Regarding claims 1, Takiar et al. discloses a method for fabricating wafer-level chip scale packages, comprising: providing a wafer 900 containing a plurality of chips 902, the wafer 900 having a surface with a plurality of pads 904 (see figure 9A); forming a plurality of sacrificial photoresists 918 on the surface of the wafer 900, each sacrificial photoresist 918 having a supporting surface without covering the pads 904 (see figure 9C); forming a negative photoresist layer 914A on the surface of the wafer 900, the negative photoresist layer 914A covering the sacrificial photoresists 918 (see figure 9D); patterning the negative photoresist layer 914A to form a plurality of dielectric supporting bars 914A, the dielectric supporting bars 914A being formed on the supporting surfaces of sacrificial photoresists (see figure 9E); forming a plurality of metal bars 912 on the dielectric supporting bars 914A, the metal bars 912 being bonded on the dielectric supporting bars 914A and connected to the pads 904 to assemble a plurality of pin terminals (see figure 9F); and removing the sacrificial photoresists 918 (see figure 9M).

Regarding claim 3, Takiar et al. discloses the supporting surfaces of the sacrificial photoresist 918 being slanted from the surface of the wafer 900 (see figure 9C).

Regarding claim 4, Takiar et al. discloses the sacrificial photoresists p18 are made from a material selected from a positive photoresist or a positive dry film (see column 10, lines 54-67).

Regarding claim 5, Takiar et al. discloses forming the negative photoresist layer by printing or spin coating (see column 11, lines 29-32).

Regarding claims 6, Takiar et al. discloses forming the metal bars 912 by plating, evaporation or sputtering (see column 11, lines 59-62).

Regarding claim 7, Takiar et al. discloses a step of singulating the wafer 900 to form wafer level chip scale packages including the chips after removing the sacrificial photoresist (see column 13, lines 43-45).

***Claim Rejections - 35 USC § 103***

5. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

6. The factual inquiries set forth in *Graham v. John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35 U.S.C. 103(a) are summarized as follows:

1. Determining the scope and contents of the prior art.
2. Ascertaining the differences between the prior art and the claims at issue.
3. Resolving the level of ordinary skill in the pertinent art.
4. Considering objective evidence present in the application indicating obviousness or nonobviousness.

7. This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

8. Claim 2 is rejected under 35 U.S.C. 103(a) as being unpatentable over Takiar et al. U.S. Patent 6,521,970 B1.

Takiar et al. is applied as above but lacks anticipation on disclosing a thickness between 25-250 micrometers for the negative photoresist layer. Takiar et al. suggest varying the thickness of the negative photoresist layer (see column 11, lines 35-41), therefore, it would have been obvious to a person having ordinary skills in the art at the time the invention was made to select an optimum thickness range between 25-250 micrometers in order to provide a desire structural support to the metal bars 912.

### ***Conclusion***

9. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Bakir et al., Khandros et al., Yong, Min et al. and Min disclose methods of forming semiconductor devices by removing sacrificial layers to form pin terminal structures supported by insulating structures.

10. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Angel Roman whose telephone number is (571) 272-1681. The examiner can normally be reached on Monday-Friday 8:00am-5:00pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Michael Lebentritt can be reached on (571) 272-1873. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Art Unit: 2812

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

AR  
March 4, 2005



**MICHAEL LEBENTRITT**  
**SUPERVISORY PATENT EXAMINER**